Calibre RealTime0 pages

"

^ ... _ ._. Verification

nnnn

Calibre RealTime

nnnn

Calibre signoff-quality verification on demand in custom/AMS design flows DATASHEET

nnnn

C_eII ^iew Create Eerl iviCeii Options Query E[P Verify Placer pouter Winder DF '.

nnnn

a a rj m. m\ m a. a i n g a is ■*» g I ^ A a I ^ 8 w Mis!

nnnn

s]:1.45nm_design:XOR4D2eWP_demo:layoul[micrc-nlIJ Edit: 49]

nnnn

Help

nnnn

OX- | 21 915

nnnn

Instance

nnnn

DY:|7

nnnn

Tel: |

nnnn

| PreSelsc! fr

nnnn

3 I_1634=Lib(lsniC_45) Cell(INRZD4BWPJ Vn^'.'.'lJ'.'Qi.it;

nnnn

1 la

nnnn

E

nnnn

The Calibre RealTime platform completely changes the traditional

nnnn

layout-verification-simulation loop by bringing signoff-quality verification

nnnn

into the design creation process.

nnnn

Signoff-Quality DRC during Design

nnnn

Calibre® RealTime enables in-design signoff-quality Calibre design rule check-

nnnn

ing (DRC) for custom and analog/mixed-signal design flows, improving both

nnnn

design speed and the quality of results by providing immediate feedback on design

nnnn

rule violations and recommended rule compliance. With this information readily

nnnn

available during layout, designers can optimize designs for increased performance

nnnn

without incurring numerous time-consuming design-verification iterations.

nnnn

By providing the same automated check capabilities available to digital design

nnnn

checking, Calibre RealTime makes it easier for custom IC designers to produce

nnnn

high-quality designs while still meeting production schedules. Now, no mat-

nnnn

ter how many drawn layers a design contains, or how many checks there are per

nnnn

layer, or even how complex those checks are, design groups working at the most

nnnn

advanced nodes can get to DRC-clean quickly and with Calibre confidence.

nnnn

When integrated into a custom IC design and layout system, Calibre RealTime

nnnn

provides direct calls to Calibre analysis engines running foundry-qualified Calibre

nnnn

rule decks. These Calibre engines perform fast, incremental checking in the vicin-

nnnn

ity of shapes being edited, providing nearly instantaneous feedback on design rule

nnnn

violations, as well as potential systematic variation susceptibility as measured by

nnnn

recommended rule compliance.

nnnn

Benefits

nnnn

• Provides instantaneous feed-

nnnn

back on signoff-level DRC vio-

nnnn

lations during layout creation

nnnn

and editing

nnnn

• Reduces verification iterations

nnnn

and overall design time

nnnn

• Allows interactive editing of

nnnn

custom/AMS designs based on

nnnn

signoff-quality rule decks

nnnn

• Enables design optimization

nnnn

during layout creation

nnnn

• Integral part of design creation

nnnn

flow

nnnn

• Increases designer productivity

nnnn

Major Features

nnnn

• Uses standard foundry-qualified

nnnn

Calibre rule decks

nnnn

• Built-in error review toolbar

nnnn

enhances ease of use

nnnn

• Automatically runs Calibre

nnnn

nmDRC whenever edits are

nnnn

made

nnnn

• OpenAccess run-time model

nnnn

enables integration with most

nnnn

custom design environments

nnnn

• In-memory checking ensures

nnnn

best performance

nnnn

• User-defined custom filters tied

nnnn

to layout interface

nnnn

• Complements existing built-in

nnnn

checkers

nnnn

• Award-winning

nnnn

www.mentor.com/

nnnn

_Menlor

nnnn

Graphics*

"