High power switches PE42510A0 pages

Product Specification

PE42510A
SPDT High Power UltraCMOS®
Reflective RF Switch 30 - 2000 MHz

Product Description
The following specification defines an SPDT (single pole
double throw) switch for use in cellular and other wireless
applications. The PE42510A uses Peregrine’s UltraCMOS®
process and it also features HaRP™ technology
enhancements to deliver high linearity and exceptional
harmonics performance. HaRP™ technology is an innovative
feature of the UltraCMOS® process providing upgraded
linearity performance.
®

The PE42510A is manufactured on Peregrine’s UltraCMOS
process, a patented variation of silicon-on-insulator (SOI)
technology on a sapphire substrate, offering the performance
of GaAs with the economy and integration of conventional
CMOS.
Figure 1. Functional Diagram

Features
No blocking capacitors required

50 Watt P1dB compression point
10 Watts <8:1 VSWR (Normal Operation)
29 dB Isolation @ 800 MHz
<0.3 dB Insertion Loss at 800 MHz
2fo and 3fo < -84 dBc @ 42.5 dBm
ESD rugged to 2.0 kV HBM
32-lead 5x5x0.85 mm QFN package

Figure 2. Package Type
32-lead 5x5x0.85 mm

71-0014

Table 1. Electrical Specifications @ 25°C, VDD = 3.3V (ZS = ZL = 50 Ω ) unless otherwise noted
Parameter

Conditions

Min

Typ

Max

Units

0.6
0.7

dB
dB

RF Insertion Loss

30 MHz ≤ 1 GHz
1 GHz < 2 GHz

0.4
0.5

0.1 dB Input Compression Point

800 MHz, 50% duty cycle

45.4

dBm

Isolation (Supply Biased): RF to RFC

800 MHz

25

29

dB

Unbiased Isolation: RF - RFC, VDD, V1=0V

27 dBm, 800 MHz

5

RF (Active Port) Return Loss

15

dB
22

dB

2nd Harmonic
3rd Harmonic

800 MHz @ +42.5 dBm

-84

-81

dBc

Switching Time 2,3

50% of CTRL to 10/90% of RF

25

31

µs

Notes: 1. The device was matched with 1.6 nH inductance per RF port
2. For high power applications, harmonics settling needs to be accounted for. Harmonics settling time is defined to be 50% of CTRL to
2fo/3fo within 3 dB of final value
3. For RF input power (50 Ω) > 31 dBm, and operation above 30 MHz, the switching time and harmonics settling time is 100 µs Max

Document No. 70-0266-03 │ www.psemi.com

©2008-2012 Peregrine Semiconductor Corp. All rights reserved.
Page 1 of 7